



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
Full Text Search

Welcome
United States Patent and Trademark Office

IEEE Xplore®
11 Million Documents
11 Million Users

Help FAQ Terms IEEE Peer Review

Quick Links

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Rules of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account

- ☐ Access the IEEE Member Digital Library

Publications

- ☐ Access the IEEE Enterprise File Cabinet

Search Results [PDF FULL-TEXT 356 KB] DOWNLOAD CITATION

Request Permissions
RIGHTS LINK

On-chip interconnect evaluation on delay time increase by crosstalk

Yamashita, K. Odanaka, S. Egashira, K. Ueda, T.

ULSI Process Technol. Dev. Center, Matsushita Electron. Corp., Kyoto, Japan;

This paper appears in: Electron Devices Meeting, 1999. IEDM Technical Digest. International

Meeting Date: 12/05/1999 - 12/08/1999

Publication Date: 5-8 Dec. 1999

Location: Washington, DC USA

On page(s): 631 - 634


Reference Cited: 6

Number of Pages: 943

Inspec Accession Number: 6507020

Abstract:

This paper describes on-chip interconnect evaluation on the delay time increase by crosstalk. The new test configurations were applied to evaluate the impact of low-k materials and improved circuit techniques on the delay time increase by crosstalk. It is found that the reduction of CI for low-k materials, organic and air gap, is effective in reducing the delay time increase by crosstalk. Also, it is experimentally verified that improved circuit techniques such as repeaters and variable pitch routers significantly



Print Formatted

reduce not only interconnect delay but also delay time increase by crosstalk

Index Terms:

[CMOS integrated circuits](#) [crosstalk](#) [delays](#) [dielectric thin films](#) [integrated circuit interconnections](#) [integrated circuit noise](#) [integrated circuit testing](#) [organic compounds](#) [0.18 μ m CMOS process](#) [0.18 mum Al](#) [air gap materials](#) [circuit techniques](#) [crosstalk](#) [delay](#) [time increase](#) [interconnect delay](#) [low-k materials](#) [on-chip interconnect evaluation](#) [organic materials](#) [repeaters](#) [ring oscillator](#) [test configurations](#) [two level Al](#) [variable pitch routers](#)

Documents that cite this document
There are no citing documents available in IEEE Xplore at this time.

Search Results [[PDF FULL-TEXT 356 KB](#)] [DOWNLOAD CITATION](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

On-Chip Interconnect Evaluation on Delay Time Increase by Crosstalk

Kyoji Yamashita, Shinji Odanaka, Kyoko Egashira and Tetsuya Ueda

ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corporation
19, Nishikujyo-kasugacho, Minami-ku, Kyoto 601-8413, Japan
Phone: +81-75-662-8993 Fax: +81-75-662-8995 email: yamasita@krl.mec.mei.co.jp

Abstract

This paper describes on-chip interconnect evaluation on the delay time increase by crosstalk. The new test configurations were applied to evaluate the impact of low-k materials and improved circuit techniques on the delay time increase by crosstalk. It is found that the reduction of Cl for low-k materials, organic and air gap, is effective in reducing the delay time increase by crosstalk. Also, it is experimentally verified that improved circuit techniques such as repeaters and variable pitch routers significantly reduce not only interconnect delay but also delay time increase by crosstalk.

Introduction

As the device dimension is scaled down, the circuit performance strongly depends on the non-scalability of interconnects. In the deep submicron regime, multilevel interconnects are designed with a high aspect ratio structure to reduce the wiring resistance. This approach results in the increase of the ratio of the lateral and vertical capacitance components Cl / Cv . It has been pointed out crosstalk is a serious problem on both signal noise [1]- [2] and delay time increase by crosstalk [3], using interconnect models.

The purpose of this paper is to present the methodology of on-chip interconnect evaluation on the delay time increase by crosstalk. In a previous work [4], a test structure for crosstalk was developed for noise analysis. Unfortunately, this approach has little impact on on-chip evaluation on delay time increase by crosstalk. New simple test configurations are developed to characterize the delay time increase by crosstalk. It is found that the reduction of Cl for low-k materials and the improved circuit design techniques such as repeaters and variable pitch routers are effective in reducing the delay time increase by crosstalk.

On-Chip Interconnect Evaluation

New test configurations consist of a ring oscillator with wire load as shown in Fig.1 (a). Three test patterns are developed for three signal phases (1) normal, (2) in-phase and (3) anti-phase as shown in Fig.1 (b). For in-phase, the gate is divided into fun out of 3 to drive 3 interconnects. For anti-phase, the additional inverter is required to generate the reverse signal phase on the outer lines. It is confirmed by circuit simulations

that this inverter delay is negligible to investigate delay time increase by crosstalk on the center line. For a comparison between normal type and crosstalk type, inverter delay of fun out of 3 is taken into consideration. Fig.1 (c) shows the schematic layout and cross section of test configurations. Wire load is laid out by the second metal layer with two ground planes. Two neighbors of wire load are ground lines for normal type, and signal lines for crosstalk type. The parameters of line width L, space S and interconnect length Lint are summarized in Fig.1 (d). The minimum L and S are both $0.25\mu\text{m}$. The variable pitches are 2 times and 3 times pitch, respectively. Interconnect length Lint is 0.5, 1, 2, 4 and 8mm to analyze the effect of the repeater. The number of the ring oscillator stage is varied from 9 to 51 stage corresponding to the interconnect length. The driver size of the inverter is set to be $15\mu\text{m}$ for NMOS and $30\mu\text{m}$ PMOS, respectively, assuming global interconnect.

Fig.2 shows a test chip die photograph. The test chip is $3.0 \times 7.2 \text{ mm}^2$ die area and it consists of 45 measurable test structures. These test configurations were made of $0.18\mu\text{m}$ CMOS process and evaluated using a 2 level Al process. Gate length of the driver is $0.16\mu\text{m}$. All measurements were carried out at the power supply voltage 2V. Measured ring oscillator waveforms of test configurations are shown for both normal and anti-phases in Fig.3 and for the materials of air gap [5] and SiO2 in Fig.4. The new test configurations exhibit the delay time increase by crosstalk and the impact of low-k material on delay time.

Fig.5 shows measured delay time versus interconnect length at different metal pitches. The delay time is drastically increased with the increase of the interconnect length. In particular, the delay time of 8mm interconnect length is more than 2ns for the narrowest pitch ($L=S=0.25\mu\text{m}$). The use of wider pitch significantly reduces the delay time. Crosstalk induces the delay time shift when outer lines are switching simultaneously. As shown in Fig.6, the delay time is increased for the anti-phase and decreased for the in-phase. This is because the effective capacitance C_{eff} is roughly estimated to be $2Cl + Cv$ for the normal case, Cv for in-phase and $4Cl + Cv$ for anti-phase, respectively. Here Cl and Cv are lateral and vertical capacitance components, respectively as shown in Fig. 7. A simple Sakurai's delay model [6] is available to check the validity of the test configurations. Here interconnect and transistor parameters are extracted by

measured data. The simulated results are in good agreement with the measured data as shown in Figs. 5-6. The crosstalk effect is evaluated simply using these on-chip test configurations.

Result and Discussion

A. Low-k materials

The test configurations were applied to evaluate the reduction of the lateral wiring capacitance C_l using low-k materials using a 2 level Al with $0.18\mu\text{m}$ CMOS process (Fig.7). ILD processes with the materials of SiO₂, organic, air-gap [5] and without ILD are compared. Dielectric constant of SiO₂ and organic is 4.2 and 2.8, respectively. Effective dielectric constant of air-gap [6] is estimated to be less than 2.0. ILD material between 1st Al and 2nd Al is SiO₂. Interlayer ILD thickness and Al thickness (including barrier metal) are $1.0\mu\text{m}$ and $0.5\mu\text{m}$, respectively. These interconnect parameters used for experiments are summarized in Table.1.

Fig.8 shows measured wiring capacitance components, (a) lateral capacitance C_l and (b) vertical capacitance C_v for various ILD processes. C_l is decreased using low-k material. On the other hand, C_v is almost identical for various ILD processes due to the same ILD material between 1st Al and 2nd Al. Therefore the ratio between C_l and C_v , which enhances the crosstalk effect, is decreased using low-k material as shown in Fig.8 (c). The delay time is plotted as a function of $2C_l + C_v$ for (a) normal case and $4C_l + C_v$ for (b) anti-phase case, respectively (Fig.9). These delay times are proportional to the effective capacitance in corresponding to low-k material. The delay time increase by crosstalk, which is defined as the normalizing of the worst case delay time (anti-phase) by the normal delay time, is significantly decreased using low-k materials because of the reduction of C_l (Fig.10). It is verified the ratio between C_l and C_v exhibits a key parameter for the delay time increase by crosstalk.

B. Improved circuit techniques

It has been pointed out improved circuit techniques are very effective in reducing the interconnect delay and crosstalk effect [2]-[3]. For the first time, the effect of improved circuit techniques is experimentally demonstrated using the new test configurations. These test configurations reveal that improved circuit techniques such as repeaters and variable pitch routers are effective in reducing not only interconnect delay but also delay time increase by crosstalk as shown in Figs. 11-12. The repeater reduces effective interconnect length and the variable pitch router reduces the ratio between C_l and C_v . Here interconnect length is 8mm in case of without repeaters. For an example, the delay time of 8 repeaters corresponds to that of 1mm interconnect length

multiplied by 8 times.

As shown in Fig.11, the repeaters significantly improve the delay time. The number of the repeater is enough to be 2 for the wider pitch and 4 for the narrower pitch. The delay time increase by crosstalk is monotonically reduced with the increase of the repeaters as shown in Fig. 12.

Conclusion

In conclusion, we have developed on-chip interconnect evaluation on the delay-time-increase-by-crosstalk. The new test configurations allow the evaluation of the delay time increase by crosstalk. It is demonstrated that the reduction of C_l for low-k materials, organic and air-gap, is effective in reducing the delay time increase by crosstalk. It is clarified that improved circuit techniques such as repeaters and variable pitch routers significantly reduce not only interconnect delay but also delay time increase by crosstalk. The on-chip interconnect estimation allows us to evaluate the crosstalk effect on complex structures of low-k materials and improve circuit techniques.

Acknowledgment

The authors would like to thank S. Ueda and Dr. M. Ogura for their encouragement during this work. They also thank E. Tamaoka and Dr. N. Aoi for fabrication process, T. Hirai, H. Nakaoka and K. Yasui for test element pattern.

References

- [1] K. Rahmat, O. S. Nakagawa, S. Y. Oh, and J. Moll, "A Scaling Scheme for Interconnect in Deep-Submicron Processes," in IEDM Tech. Dig., pp.245-248, December 1995.
- [2] D. Sylvester, C. Hu, O. S. Nakagawa and S. Y. Oh, "Interconnect Scaling: Signal Integrity and Performance in Future High-Speed CMOS Design," in Tech. Dig. Sym. on VLSI Technology, pp.42-43, June 1998.
- [3] K. Yamashita and S. Odenaka, "Impact of Crosstalk on Delay Time and a Hierarchy of Interconnects," in IEDM Tech. Dig., pp.291-294, 1998.
- [4] D. H. Cho, Y. S. Eo, M. H. Seung, N. H. Kim, J. W. Wee, O. K. Kwon, and H. S. Park, "Interconnect Capacitance, Crosstalk, and Signal Delay for $0.35\mu\text{m}$ CMOS Technology," in IEDM Tech. Dig., pp.619-622, December 1996.
- [5] S. Ueda, K. Yamashita, E. Tamaoka, H. Sato, K. Egashira, N. Aoi and M. Ogura, "Integration of 3 Level Air Gap Interconnect for Sub-quarter Micron CMOS," in Tech. Dig. Sym. on VLSI Tech., pp.111-112, 1999.
- [6] T. Sakurai, "Closed-Form Expressions for Interconnect Delay Coupling and Crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40., pp.118-124, January 1993.




Fig.1 Schematic of new test configurations for on-chip interconnect evaluation.




Fig.2 Test chip die photo ($L=S=0.75\mu\text{m}$ wire load). The test chip is $3.0 \times 7.2 \text{ mm}^2$ die area and it consists of 45 measurable test structures.




Fig.3 Measured ring oscillator waveforms for (a) normal and (b) anti-phases.




Fig.4 Measured ring oscillator waveforms for materials of (a) air gap and (b) SiO2.




Fig.5 Measured delay time versus interconnect length at three metal pitches ($L=S=0.25, 0.50$ and $0.75\mu\text{m}$).




Fig.6 Measured delay time versus interconnect length for three signal phases (normal, in-phase and anti-phase).




Fig.7 Schematic cross section of interconnect for evaluating the capacitance and the delay time. C_l and C_v are the lateral capacitance and the vertical capacitance, respectively. ILD processes with the materials of SiO₂, organic, air-gap [5] and w. o. ILD are compared. Low-k materials are used inter line to line. Test configurations were evaluated using 2 level Al process. SiO₂ is used as ILD material between 1st Al and 2nd Al.

Table.1 Interconnect Parameters used for experiments.

Dielectric constant (k)	SiO ₂	4.2
	organic	2.8
	air-gap	< 2.0
	without ILD	1.0
ILD thickness(1st Al and 2nd Al)		1.0 μ m
Al thickness(including barrier)		0.5 μ m




Fig. 8 Measured wiring capacitance component (a) lateral capacitance C_l , (b) vertical capacitance C_v , and (c) $2C_l/C_v$ for various ILD materials. C_v is almost identical for various ILD processes due to the same ILD material between 1st Al and 2nd Al. The ratio between C_l and C_v is decreased using low-k material as shown in Fig.8 (c).




Fig.9 Measured delay time at different ILD for (a) normal case as a function of $2C_l + C_v$ for (b) anti-phase case as a function of $4C_l + C_v$.

Fig.10 Measured delay time increase versus $2C_l/C_v$ for various ILD. The delay time increase is defined as normalizing of the worst case delay time (anti-phase) by the normal delay time.




Fig.11 Delay time improvement by improved circuit design techniques (repeater and variable pitch router).




Fig.12 The reduction of delay time increase by improved circuit design techniques (repeater and variable pitch router).